JPH0556878B2 - - Google Patents

Info

Publication number
JPH0556878B2
JPH0556878B2 JP3616687A JP3616687A JPH0556878B2 JP H0556878 B2 JPH0556878 B2 JP H0556878B2 JP 3616687 A JP3616687 A JP 3616687A JP 3616687 A JP3616687 A JP 3616687A JP H0556878 B2 JPH0556878 B2 JP H0556878B2
Authority
JP
Japan
Prior art keywords
insulating film
recess
metal substrates
conductive path
separated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP3616687A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63204697A (ja
Inventor
Yoshio Miura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP3616687A priority Critical patent/JPS63204697A/ja
Publication of JPS63204697A publication Critical patent/JPS63204697A/ja
Publication of JPH0556878B2 publication Critical patent/JPH0556878B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Insulated Metal Substrates For Printed Circuits (AREA)
JP3616687A 1987-02-19 1987-02-19 混成集積回路の製造方法 Granted JPS63204697A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3616687A JPS63204697A (ja) 1987-02-19 1987-02-19 混成集積回路の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3616687A JPS63204697A (ja) 1987-02-19 1987-02-19 混成集積回路の製造方法

Publications (2)

Publication Number Publication Date
JPS63204697A JPS63204697A (ja) 1988-08-24
JPH0556878B2 true JPH0556878B2 (en]) 1993-08-20

Family

ID=12462174

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3616687A Granted JPS63204697A (ja) 1987-02-19 1987-02-19 混成集積回路の製造方法

Country Status (1)

Country Link
JP (1) JPS63204697A (en])

Also Published As

Publication number Publication date
JPS63204697A (ja) 1988-08-24

Similar Documents

Publication Publication Date Title
US6482674B1 (en) Semiconductor package having metal foil die mounting plate
JPS6333320B2 (en])
WO2000014802A1 (fr) Dispositif a semi-conducteur et son procede de fabrication, carte de circuit imprime, dispositif electronique
JPH0448767A (ja) 樹脂封止型半導体装置
JP2953899B2 (ja) 半導体装置
JPH113957A (ja) 薄型パワーテープボールグリッドアレイパッケージ
WO2007052476A1 (ja) 電子回路装置およびその製造方法
JPH0319703B2 (en])
JPH10149901A (ja) 電気抵抗器および電気抵抗器の製造方法
JPS6011809B2 (ja) 混成集積回路
JP2001332580A (ja) 半導体装置及びその製造方法
JPH113955A (ja) 半導体チップ搭載ボード
JPH0556878B2 (en])
JPH0442937Y2 (en])
JP2524482B2 (ja) Qfp構造半導体装置
JP2794262B2 (ja) 電子回路パッケージ
JPH043500Y2 (en])
JPH0442938Y2 (en])
JP4247623B2 (ja) 半導体装置及びその製造方法、回路基板並びに電子機器
JPH0445253Y2 (en])
JPH0519974Y2 (en])
JP3651345B2 (ja) ボンディングツール及びその製造方法
JP2771575B2 (ja) 混成集積回路
JP2813587B2 (ja) 半導体装置およびその製造方法
JP2000124251A (ja) 半導体装置及びその製造方法、回路基板並びに電子機器

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term